OUTPUT CIRCUIT OF A CHARGE TRANSFER DEVICE BACKGROUND OF THE INVENTION Field of the Invention
The present invention relates to an output circuit of a charge transfer device and, more particularly, to an improvement thereof for controlling the DC level of an output signal.
2. Description of the Related Arts The charge transfer device, such as a charge-coupled device (CCD) transfers charges through a semiconduc tor substrate and along a channel on which a plurality of electrodes are aligned in a line through a thin insulator film. Charges transferred along the channel are detected in a form of voltage by introducing them into a floating diffusion region formed in contact with the channel.
The floating diffusion region is formed in the semicon ductor substrate as a diode region to operate as a capaci tor element. The capacitor element produces a voltage in accordance with the quantity of the introduced charges. The produced voltage is amplified by a MOS source-follower circuit to form it into an electrical sig nal. The electrical signal is supplied to a clamping cir cuit to remove an effect thereon from the pulses for operating the CCD, and then used in various circuits using the output from the CCD. This output circuit has been demonstrated by M. H. White etal in a publication The output circuit shown in FIG. 1 includes an out put-detection circuit 20 and a clamp circuit 30. The output-detection circuit 20 is formed on a silicon sub strate together with a charge transfer region 10 in which a channel is formed for transferring charges. Charges transferred through the channel are injected into a diode 27 which is formed as a floating diffusion region in the charge transfer region 10 in contact with the channel. A change in potential at an electrode P of ter, the detected and amplified potential change is ap plied to the clamp circuit 30 having a capacitor 36, a transistor 35 and a buffer amplifier 4, thus obtaining an output, the DC level of which is clamped at VCL by the clamp circuit 30. It should be noted that a transistor 21 is a depletion type MOS transistor which functions as a reset transistor for the diode 27. The reference symbols RD and dR denote a reset drain terminal held at a con stant potential and a reset pulse for operating the reset transistor 27, respectively. Further, AG denotes a bias voltage for controlling a DC current flowing through the source follower circuit.
The DC level of the output voltage VouT from the output-detection circuit 20 is expressed as follows. If the threshold voltage of the transistor 22 is represented by VT2, the threshold voltage of the transistor 23 by VT3, the voltage at the terminal OD by VoD, the voltage at the terminal RD by VRD, the voltage at the terminal AG by VAG, the voltage gain (3 of the transistor 22 by A2, and the voltage gain g of the transistor 23 by g3, the following relationship holds upon condition that the transistors 22 and 23 in the source follower circuit oper ate in the saturation region: 
and from the above expression, the following formula (2) is obtained:
(2) A2 (VAG -VT3) VoUT = VRD -VT2 -In the above-described output-detection circuit 20, however, the threshold voltages VT2 and VT3 of the MOS transistors 22 and 23 vary due to variations in the manufacturing process. Therefore, it has heretofore been impossible to adjust the level of the output DC potential Vouras will be understood from the formula (2). Accordingly, it has heretofore been difficult to connect directly the charge transfer device with a pe ripheral circuit using the output VouT. Therefore, it is necessary to interpose the clamp circuit 30 or the like as It is, therefore, a primary object of the present inven tion to provide an output circuit of a charge transfer device producing an output having a controlled ampli tude irrespective of manufacturing errors.
It is another object of the present invention to pro vide an output circuit which is connectable to a circuit using the CCD output without interposing a clamp circuit.
SUMMARY OF THE INVENTION
In accordance with the present invention, there is provided an output circuit of a charge transfer device comprising: an output-detection circuit for receiving charges to inject them into a floating diffusion region for converting the quantity of the charges into a voltage form of output signal; the floating diffusion region being reset periodically to a constant voltage, an output hold ing section for holding a D.C. level of the voltage out put signal; a comparing section comparing the D. A charge transfer device is formed on a silicon substrate with a charge transfer region 70 and an output detection circuit 60. The charge transfer region 70 has a channel region on which a plurality of transfer electrodes are formed in series via a thin-insulator film to form a charge coupled device. At an end of the channel region, a diode 67 is formed as a floating diffused region of a conductivity type which is opposite to the conductivity type of the silicon substrate to receive charges transferred through the channel re gion.
The floating diffused region is connected to receive a reset voltage RDB through a reset transistor 61. The ON and OFF of the reset transistor 61 is controlled by a reset pulse bR applied to a gate electrode of the reset transistor 61. By turning ON the reset transistor 61, charges in the stray capacitance of the diode 67 is reset to the reset voltage VRD at the terminal RDB. After turning OFF the reset transistor 61, charges transferred through the channel are injected into the stray capaci tance of the diode 67. As a result, the voltage at the floating diffusion region changes in accordance with the quantity of injected charges. The obtained voltage is applied to a source-follower transistor 62 to be ampli It should be noted that the diode 67 in the output detection circuit 60 is constituted by a floating diffusion region formed at an end of a channel portion in the charge transfer region 70. The potential at the node between the diode 67 and the reset transistor 61 is out putted through the source follower circuit formed of the transistors 62 and 63 to be directly applied to a peripheral circuit using the output of the charge transfer Thus, the DC level of the output Vout cfrom the output detection circuit 60 is held at the reference voltage Vef.
In the circuit operation of this second embodiment, however, the S/H pulse bSH is synchronized with the reset pulse (bR so that, at least during the period when the reset pulse dR is ON, the DC level of the output Vout c is sampled to be held. During the period when a signal involving the charge information is being output ted (i.e., during the period when the reset pulse dR is OFF), the DC level of the output Vout cis not sampled. In short, the arrangement is such that the sample-and hold operation is conducted only during the period when the DC level of the output Vout cis being output ted.
By conducting the sample-and-hold operation in this way, the sampled DC level is compared with the refer ence voltage Verto apply the comparison result to the terminal RDC (drain electrode of the reset transistor 61) as the reset voltage VRD. Due to the feedback oper ation in a loop of the output-detection circuit 60, the sample-hold circuit 2 and the comparator 5, the DC level of the output Vout c is controlled to keep the same level as the reference voltage Vref, which is similar to the first preferred embodiment shown in FIG. 2 .
As the sample-hold circuit 2, any kind of the well known sample-hold circuits may be used. One example is shown in the above-mentioned publication "IEEE JOURNAL OF SOLID-STATE CIRCUITS' Vol. SC-9 (February 1974) As has been described above, the output circuit of a charge transfer device according to the present inven tion incorporates a feedback circuit which applies a reset voltage having a controlled potential to a floating diffusion region through a reset transistor for resetting the charges in the floating diffusion region and is, there fore, capable of controlling the DC level of the output signal which varies in accordance with manufacturing error of circuit elements in the output circuit, so that it is advantageously possible to connect the output circuit directly to a peripheral circuit using the output signal.
It is a matter of course that it is possible not only to remove the above-described variations in the offset of the output DC voltage but also to control the output DC voltage itself by controlling the drain terminal volt age of the reset transistor and hence possible to effect adjustment for direct connection to the peripheral cir cuit.
The above-described feedback circuit may be applied not only to a floating diffusion type sense amplifier but also to a floating gate type sense amplifier.
What is claimed is:
1. An output circuit of a charge transfer device com prising: an output section which includes a floating diffusion region for detecting a quantity of charges transferred through a charge transfer section of said charge transfer device as a voltage form output signal and resetting means for resetting said floating diffusion region to a resetting voltage; an output holding section which holds DC level having a value which is the same as the DC level of said output signal; a comparing sec tion which compares said DC level held by said output holding section with a reference voltage; and means for applying the output of said comparing section to said resetting means as said resetting voltage in order to reset said floating diffusion section to said resetting voltage. 2. The output circuit as claimed in claim 1, wherein said output holding section is a circuit section consti tuted of the same circuit elements as those of said output section connected in the substantially same circuit as said output section, said circuit elements in said circuit section having the substantially same electrical charac teristics as those of said output section.
3. The output circuit as claimed in claim 2, wherein said output section and said circuit section are consti tuted of a diode, a reset transistor connected with said diode to periodically reset charges in said diode to a voltage of said output from said comparing section and a source follower circuit receiving the signal at the point connecting said diode and said reset transistor to produce said output signal, said diode in said output section being formed of said floating diffusion region receiving said charges transferred through said charge transfer section.
4. The output circuit as claimed in claim 1, wherein said output holding section is a sample-hold circuit holding the DC level of said output voltage by sampling the same.
5. The output circuit as claimed in claim 4, wherein said output section comprises a diode used as said float ing diffusion region, a reset transistor used as said reset ting means, said reset transistor being connected with said diode and a source follower circuit for receiving the output signal at a point connecting said diode and said reset transistor, said diode receiving charges trans ferred through said charge transfer section.
6. The readout circuit of a charge transfer device having a charge transfer section, said readout circuit comprising a first diode receiving charges transferred through said charge transfer section, a first transistor having a source electrode connected to said diode, a gate electrode receiving a reset pulse and a drain elec trode, a first source follower circuit having an input terminal connected to said source electrode of said first transistor and an output terminal, a second diode having the same electrical characteristics as said first diode, a second transistor having the same electrical characteris tics as said first transistor and having a source electrode connected to said second diode and a gate and a drain electrode connected each other, a second source fol lower circuit having the same circuit configuration and the same electrical characteristics as said first source follower circuit and having an input terminal connected to said source electrode of said second transistor and an output terminal, a comparator having a first input con nected to the output terminal of said second source follower circuit, a second input receiving a reference voltage and an output connected to said drain elec trodes of said first and second transistors. 7. A readout circuit of a charge transfer device hav ing a charge transfer section, said readout circuit com prising a diode receiving charges transferred through said charge transfer section, a reset transistor having a source electrode connected to said diode, a gate elec trode receiving a reset pulse and a drain electrode, a source follower circuit having an input terminal con 4,974,239 
